@mana27-qlsFBR
•
Oct 25, 2024
Oct 25, 2024
1.2K
i need some help please in verilog
i have to build an automatic sequential with 74613 counter and 32x4 Prom memory which has the evolution
of the following states (shown in the figure attched to this message)....