i need some help please in verilog

i have to build an automatic sequential with 74613 counter and 32x4 Prom memory which has the evolution
of the following states (shown in the figure attched to this message).
#-Link-Snipped-#



i don t know where to start, any help, advice would be greatly appreciated.

Thank you.