mana27 Member Member since Apr 28, 2009 Last active Apr 28, 2009 Total activities 0 Activity feed Recent contributions #Threads 17 years ago i need some help please in verilog i have to build an automatic sequential with 74613 counter and 32x4 Prom memory which has the evolution of the following states...
