VHDL simulation problem
@damy7522-rWZmxI
•
Oct 26, 2024
Oct 26, 2024
1.3K
In model sim, when I compile a program of d-ff, the output does not match when I change the inputs value with respect to clk edge. It shows the correct output when I change the input, with not respect to clk edge means it works as a latch. I attached a file of simulation when i change the input with respect of clk edge. Here reset is active low and these problems do not occur in verilog, using the same software. So please tell me the solution and explain the difference between (clk='1' and clk'event) and (rising_edge(clk)).
----
Admin Note: I've formatted your post to make it more readable. Please avoid SMS language and long trails of dots between words.
----
Admin Note: I've formatted your post to make it more readable. Please avoid SMS language and long trails of dots between words.
