J Biswas
@j-biswas-SBo0im Member
- Member since
- Joined
- Last active
- Active
- Member number
- Member #159,878
- Posts
- 5
- Replies
- 31
- Reactions
- 0
- Active days
- 0
Contributions
Last 12 months
0 contributions
- Active days
- 0
- Longest run
- 0 days
- Current run
- 0 days
Trophies
Featured trophies
0 / 8
Swipe or scroll to see more trophies
-
Replied #Threads
Forbix Semicon: Electronics Design and Automation Products Manufacturing Company
Dear Administrator, It is our sincere and kind request to, remove (permanently delete) our account from the list of participants in this forum. Seems like we...
-
Replied #Threads
Forbix Semicon: Electronics Design and Automation Products Manufacturing Company
Visit: < Removed >
-
Replied #Threads
Why Should We Select You? - The Best Answer Ever
"The company has a job to be done. I 'xyz' as a candidate, can fit here and solve this and get the task done. You can...
-
Replied #Threads
RFM70 Power Down
RFM70 does give 5uA in power down mode, as we have checked. Although if you try changing the 30M crystal the machine "might" behave normally again....
-
Replied #Threads
Software used in designing converter?
Depending on the input and output specifications of current, voltage, ripple, duty-cycle etc. we usually choose following 2 approaches for our designs: 1) Design tool from...
-
Replied #Threads
Glass Touch Switches + Wireless Remote Operation
We have 3 models for these... 1) HACT (Home Automation Controller with Touch) - this is what is shown in our site #-Link-Snipped-# It does NOT...
-
Replied #Threads
TPN isolator and switch
We are in the process of designing a system that alarms whenever neutral line is grounded (for 3P motors), work is still in progress. - JB...
-
Replied #Threads
TPN isolator and switch
TP - 3P switching no N TPN - 3P switching with un-protective N (no problem unless the motor winding body to the metal) 😀 - other...
-
Replied #Threads
Instruction cache memory VS data cache memory
Not quite sure of market available text / design books dear, I never read any myself........we did L2 and L3 cache designs at Intel and AMD...
-
Replied #Threads
Water level controller
If you are making this project for own test experiment purpose then add some salt in water and make IOs to capture analog inputs (do not...
-
Replied #Threads
Instruction cache memory VS data cache memory
In RISC DC blocks are nearly 8 to 16 times (or even) more than IC blocks. This helps in single cycle instructions. The Level1 register set,...
-
Replied #Threads
Instruction cache memory VS data cache memory
CISC or RISC ??? Which you you need the answer for?
Activity by month
Where J contributes
-
#Threads 36 · 100%
Highlights
- Reactions per contribution
- 0.0
- Best answers
- 0
- Member for
- 12 years