In a DEMOSFET , on increasing the Vgs (positive) why a saturation stage is achieved

Q1.In a DEMOSFET ,for a fixed positive Vgs on increasing the Vds why a saturation stage is achieved ?

Replies

You are reading an archived discussion.

Related Posts

St.Ann's college of engineering & technology chirala, Prakasm district, is conducting 6th national level techinal symposium "ERION-2010" dated on feb-25&26 of 2010 . All the tech graduates are invited for...
Hi, I have made a line follower bot circuit consisting of AT89S52 MCU, 2 IR sensors with lm324 op-amp and l293d motor driver IC. My motor specifications are 24V,200rpm. When...
good morning every one, i need some modern and latest project thoughts+web links +procedure based on telecommunication,wireless,laser,electronics. i am a student of electronics and telecommunication engineer.so i need a topic+whole...
I am speaking about the reservations which our great mother (land) is providing for so called backward class.... My first question is still how many years will this go on?...
there has been no thread giving out seminar topics or project ideas for civil engineering students in CE. so here i start a new thread for my fellow engineers who...