james david Member Member since Jan 6, 2008 Last active Feb 23, 2008 Total activities 0 Activity feed Recent contributions #Threads 18 years ago Edge Detection using VHDL/Verilog Hello VLSI Design Engineers, We are a group of students doing M.S in VLSI Design. For one of our mini projects, we...
