MemberJul 13, 2011

Digital System Design Problem

Can anyone help me out with this question:-

Design a circuit that takes a serial data stream from data in input.The output of the circuit is high if data in on previous four clocks has even number of ones??
Howdy guest!
Dear guest, you must be logged-in to participate on CrazyEngineers. We would love to have you as a member of our community. Consider creating an account or login.
Replies
• MemberJul 13, 2011

Consider the first input is A,followed by B,C and D.When (A ^ B ^ C^ D)'output is sent through "NOT" gate,the output would be the same as the question. It also states that the output is turned at every fourth clock cycle.So,we could use four registers( or a counter ) to send this signal.
Are you sure? This action cannot be undone.
• MemberJul 13, 2011

Could you please explain in detail about considering ABCD as inputs?I dont get it?
Following is what I understood from the question:-
firstly since it is talking about serial data in so i think we need to use registers as you said.Secondly as it deals with previous clocks we need to design a sequential circuit.
As a whole, the output on nth clock is high if the data-in on clocks (n-1),(n-2),(n-3)&(n-4) has even number of ones.
Are you sure? This action cannot be undone.
• MemberJul 18, 2011