$---Jay---$
Member
- Member since
- Nov 21, 2008
- Last active
- Mar 23, 2009
- Total activities
- 0
Activity feed
Recent contributions
-
#Threads
3da35d4a-77c9-41d3-9065-21fa4106a77b
Re: Ethical hacking just check out the following links, #-Link-Snipped-# #-Link-Snipped-#
-
#Threads
dc7f8986-3a0c-484a-bf56-33d5d61cb157
Well the words can be following one to miniy _ _ A _ U E N E S S for this it...
-
#Threads
442b77b8-b6b5-4ace-9634-16e5b6925656
u want to write in which language....?
-
#Threads
e9b18d07-74e5-4cc7-b9e4-fdbae377a357
hai bakshay, yeah i do have knowledge...how can i help u...?
-
#Threads
99295744-1ed1-4aa0-8f31-b9c608def148
u pls confirm to the datasheet about setting the voltage....but dont worry about fpga pins, u assign all the outputs as LVCMOS...
-
#Threads
31468fac-6ace-4ccf-9bc2-65da7a8cd25f
yes dude. we are using this chip for our boards.
-
#Threads
d6743c66-98e7-4bdb-9078-0d0c64a29ac9
u can use transceiver buffers.....it'll convert the signal to FPGA level... use this device SN74LVC8T245 😁
-
#Threads
5b3c0c7e-916b-44b2-a617-1dd5eabfc128
sorry big, i'll take care of it...
-
#Threads
9e9a9c65-a486-4b1f-b5ad-907bfb7b7245
thank u guys....
-
#Threads
00500ac0-2dfc-4261-8b24-5356ee26cb44
Thank U guys....well can i get a document on FPGA timing issues and its studies...?
-
#Threads
FPGA timing issues
Can anyone gimme a detailed report document on Timing Analysis of a FPGA
-
#Threads
hai
hai am new to this site....