VHDL: Combining 6 different modules

Hi i m doing my Final year project in VHDL...i hv 6 different modules...i wanna combine dem...so dat i cam give a input and afta working of all the modules i get a final output....i wanna knw how i can do dat...um done wid individual module designs...but facing problem to combine dem..plz help me.