VHDL: Combining 6 different modules
Hi i m doing my Final year project in VHDL...i hv 6 different modules...i wanna combine dem...so dat i cam give a input and afta working of all the modules i get a final output....i wanna knw how i can do dat...um done wid individual module designs...but facing problem to combine dem..plz help me.
Replies
You are reading an archived discussion.
Related Posts
hiiiiiii
i am fourth year B.tech(computer science) student.I know java and i hava an opportunity to work in .net..
so should i switch over to .net or should learn something...
what is transmission line analysis?
The browser wars are getting intense. Chrome is releasing newer and faster versions quickly and its going to be very difficult for other browsers to match Chrome's speed. Opera is...
😕 guys help me out... how do i start learning .net?? any resources...? books??? lectures??
should i go for a class or something?
help me :smile:
Is Symantec taking unfair competition strategy to beat their they-believe-to-be competitors?
IObit / May 19, 2010 - Recently, IObit has received thousands of complaints from its users stating that Advanced...