Verilog programming
can any one provide me the logic to implement FIFO in Verilog or atleast provide me some references ?
Regards
Regards
0