1. Home >
  2. Apps >
  3. Groups >

The chip select logic for a certain DRAM chip in a memory system design is shown below.

Question asked by Mohit Patil in #Electronics on Mar 31, 2019
Mohit Patil
Mohit Patil · Mar 31, 2019
Rank C2 - EXPERT

Assume that the memory system has 16 address lines denoted by A15 to A0. What is the range of address (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?

bNS6-Screenshot%202019-03-31%20at%204.34.31%20PM.png

  1. C800 to CFFF
  2. CA00 to CAFF
  3. C800 to C8FF
  4. DA00 to DFFF
Posted in: #Electronics
Ankita Katdare
Ankita Katdare · Apr 1, 2019
Rank A1 - PRO
A15 A14 A13 A12 A11 A10 A9 ... .... A0
1    1   0   0   1   0   0 ... .... 0  = C800
|-Chip select (CS)-| ...   ... .... 1  = C801
1    1   0   0   1   ...   ... .... .  = ...
1    1   0   0   1   1   1 ... .... 1  = CFFF 

Looks Like Option A is the correct answer.

You must log-in or sign-up to reply to this post.

Click to Log-In or Sign-Up