CrazyEngineers
CrazyEngineers

  • Project on VHDL or VERILOG language

    piyali saha

    Member

    Updated: Oct 26, 2024
    Views: 842
    i am on 3rd year ece. i want to do a project on vhdl or verilog language. need ideas and topics on it.

    thankyou.
    0
    Replies
Howdy guest!
Dear guest, you must be logged-in to participate on CrazyEngineers. We would love to have you as a member of our community. Consider creating an account or login.
Replies

  • Kaustubh Katdare

    Administrator • Jul 24, 2012

    piyali saha
    i am on 3rd year ece. i want to do a project on vhdl or verilog language. need ideas and topics on it.

    thankyou.
    Thread moved to Project Ideas section 😀
    Are you sure? This action cannot be undone.
    Cancel

  • piyali saha

    Member • Jul 24, 2012

    thank you 😀
    Are you sure? This action cannot be undone.
    Cancel
Home Channels Search Login Register