Replies
Welcome, guest
Join CrazyEngineers to reply, ask questions, and participate in conversations.
CrazyEngineers powered by Jatra Community Platform
-
@reachrkata-FOcqhH • Nov 3, 2008
![[IMG]](proxy.php?image=http%3A%2F%2Fwww.cs.umass.edu%2F%257Eweems%2FCmpSci635A%2FLecture2%2Fimage9.gif&hash=0b317446fe323603c0ce75b2c24c0bfb)
NMOS logic uses a MOSFET connected to GND (Logic 0). When the MOSFET is activated it acts almost like a short thereby bringing the signal to GND (logic 0) very well. On the other hand, for Logic 1 output the MOSFET is turned off, whereby the strength depends on how strong or weak the pull-up is.
The viceversa applies for PMOS.
Thats the reason why CMOS can give both a strong 1 and a strong 0, because it has both the MOSFETs.
-Karthik