Architectural utility of cache in optimising power consumption of mutiprocessor chip

Please give the major points (just highlight the points) describing the fact that the cache memory design reduces power consumption in multiprocessor chip systems.