Architectural utility of cache in optimising power consumption of mutiprocessor chip

Please give the major points (just highlight the points) describing the fact that the cache memory design reduces power consumption in multiprocessor chip systems.

Like 0 Replies 0

Welcome, guest

Join CrazyEngineers to reply, ask questions, and participate in conversations.

Sign up Log in

CrazyEngineers powered by Jatra Community Platform