hi sir as u said that about the edge detection using sobel operator in vhdl/veriloghdl can u send me the code . as i m in need for an paper...