VHDL viva questions
Can anybody suggest some questions that can be asked in internal or external viva in the VHDL practical
We have used Xlinx and Model Sim in our labs to simulate basic gates, decoder, mux and demux, bcd to 7 segment decoder, priority encoder
In theory we have done hardware modelling, ASM