Mohit Patil
Mohit Patil
Computer Science
31 Mar 2019

The chip select logic for a certain DRAM chip in a memory system design is shown below.

Assume that the memory system has 16 address lines denoted by A15 to A0. What is the range of address (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?

bNS6-Screenshot%202019-03-31%20at%204.34.31%20PM.png

  1. C800 to CFFF
  2. CA00 to CAFF
  3. C800 to C8FF
  4. DA00 to DFFF
Ankita Katdare

Ankita Katdare

Computer Science
01 Apr 2019
A15 A14 A13 A12 A11 A10 A9 ... .... A0
1    1   0   0   1   0   0 ... .... 0  = C800
|-Chip select (CS)-| ...   ... .... 1  = C801
1    1   0   0   1   ...   ... .... .  = ...
1    1   0   0   1   1   1 ... .... 1  = CFFF 

Looks Like Option A is the correct answer.

Share this content on your social channels -

Only logged in users can reply.